

Notice of References Cited

Application/Control

09/855,433

Applicant(s)/Patent Under
Reexamination
UNGAR, DAVID

Examiner

Satish S. Rampuria

Art Unit

2124

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,093,216 A	07-2000	Adl-Tabatabai et al.	717/128
	B	US-5,881,288 A	03-1999	Sumi et al.	717/125
	C	US-6,263,489 B1	07-2001	Olsen et al.	717/129
	D	US-5,659,754 A	08-1997	Grove et al.	717/158
	E	US-6,321,377 B1	11-2001	Beadle et al.	717/148
	F	US-6,226,786 B1	05-2001	Hickman et al.	717/124
	G	US-6,327,701 B2	12-2001	Ungar, David	717/125
	H	US-6,173,440 B1	01-2001	Darty, Mark A.	717/130
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 59-151244	08-1984	Japan	Nobuo et al.	G06F 11/00
	O	JP 63-045637	02-1988	Japan	Ryouji	G06F 9/44
	P	JP 10-222399	08-1998	Japan	Tamotsu	G06F 11/28
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Antola et al., Optimizing high-level synthesis for self-checking arithmetic circuits, pg. 268-276
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.